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Silicon transistor hits
500GHz performance
Low-cost silicon germanium technology is
chasing indium phosphide heterojunction
bipolar transistor performance. US researchers
have pushed the cut-off frequency for SiGe
HBTs to 500 GHz, but this is still about 200 GHz
behind the best InP result so far.
Researchers from Georgia Institute of
Technology and IBM have used basic sili-
con-germanium technology to operate
heterojunction bipolar transistors (HBT)
at 510 GHz (unity gain cut-off, fT),
although temperatures have to be
reduced to a chilly 4.5K (approaching
–270°C, achieved using liquid helium).
The team, with some support from
NASA, claims a world operating speed
record for silicon. However, even at room
temperature the operating speed is
around 352 GHz (Figure 1). Computer
simulations suggest that even higher,
near-Terahertz (1012 Hz) operating
speeds could be achieved, both at low
and room temperatures.
The planar dimensions of the device
were 0.12 × 1.0 µm. Deep and shallow
trench isolation is used, along with an in
situ phosphorus-doped polysilicon emit-
ter.The carbon-doped silicon germanium
(compositionally graded with peak Ge
content 25%) is used in the base region
of the device (Figure 2).
The transistor’s breakdown voltage
(BVCEO) was 1.36 V at 4.5K (1.47 V at
300K).The unity power gain frequency
(fmax) was determined to be 276 GHz
(241 GHz).The researchers believe that
optimisation reducing lateral parasitics
could deliver much improved values 
for fmax.The collector current density
was 21 mA/µm2 (27 mA/µm2) and the
emitter to collector delay was 0.25 ps
(0.36 ps).
The chips tested for extreme perform-
ance came from an IBM prototype tech-
nology – its fourth generation in silicon-
germanium – produced on 200mm diam-
eter wafers.The mask set used an older
un-optimised technology.The perform-
ance measurements were carried out
using a specialised high-frequency test
system at the Georgia Electronic Design
Center (GEDC) attached to Georgia Tech.
The research is to be reported in July’s
edition of the IEEE’s Electron Device
Letters.[1]
“For the first time, Georgia Tech and IBM
have demonstrated that speeds of half a
trillion cycles per second can be
achieved in a commercial silicon-based
technology, using large wafers and sili-
con-compatible low-cost manufacturing
techniques,” says John D. Cressler, Byers
Professor at Georgia Tech and a
researcher at the GEDC.
IBM first described SiGe technology in
1989, and produced chips in some vol-
ume in 1998. Since that time, the compa-
ny reports, it has shipped hundreds of
millions of SiGe devices. Extreme-speed
SiGe chips could be used in communica-
tions, defence electronics, space explo-
ration and remote sensing. In remote
sensing (e.g. in satellites gathering data
through electromagnetic radiation about
objects on Earth or in space),THz fre-
quencies are currently handled using pas-
sive or two-terminal (Schottky diodes)
elements.A device exhibiting gain (i.e.
a transistor) would be extremely handy
for such work.
Apparently the research turned up some
surprises.According to Cressler,“We
observe effects in these devices at cryo-
genic temperatures which potentially
make them faster than simple theory
would suggest, and may allow us to ulti-
mately make the devices even faster.”
The main competitor HBT technology is
based on using indium phosphide sub-
strates. InP devices use a number of III-V
elements such as In, Ga,As, Sb and P to
change the position and width of the
bandgap.These layers are closely lattice-
matched to the InP substrate.The SiGe
HBT consists of single-crystal layers on a
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Figure 1. Georgia Tech Professor John Cressler
and PhD student Ram Krithivasan examine a sili-
con germanium chip inside a cryogenic test sta-
tion at the Georgia Electronic Design Center at
Georgia Tech in Atlanta. IBM and Georgia Tech
have announced that they have broken the
world silicon speed record with a chip that oper-
ates at half a trillion cycles per second, some
250 times faster than chips found in convention-
al cell phones (2GHz). [Photo courtesy Georgia
Tech (Gary Meek)]
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Si substrate.Another advantage of SiGe is that much higher vol-
umes are possible on substrates measuring up to 300 mm in
diameter.The present InP technology is produced on much
smaller 100 mm diameter wafers.
A pseudomorphic (close to lattice-matched) InP HBT with an fT
of 710 GHz (fmax = 340GHz) was reported last year by
researchers at the University of Illinois at Urbana-Champaign.[2]
The high-frequency measurements were performed at room tem-
perature.The device dimensions were 0.25 × 3 µm and the col-
lector current density was 20 mA/µm2.The change in junction
temperature (∆Tj) under operating conditions was 155°C.
Reducing the current density to 7.5 mA/µm2 enables fmax to be
increased to 407 GHz at the expense of fT (540 GHz) with a 55°C
∆Tj. Higher values of fmax are advantageous for analogue circuits.
The epitaxial structure consisted of a12.5 nm strained InGaAs
base and a 55 nm InGaAs collector. The DC current gain (β) was
115 and the breakdown voltage (BVCEO) was 1.7 V.The team
believes the structure can eventually tackle THz frequencies.
The performance gap between the two HBT technologies is
closing. InP has a higher breakdown voltage advantage achieved
through device scaling and wide bandgap collectors. However,
SiGe HBTs can be integrated into silicon BiCMOS platforms
allowing highly dense, complex systems to be made.
HBTs offer good linearity and 1/f noise performance at low
operating power. However, for high frequency devices able to
handle high power/current, one generally has to look to high
electron mobility transistor structures.[3]
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Figure 2. Schematic of IBM’s prototype fourth generation HBT. The n-SIC (“n-
type self-aligned implanted collector”) region is used for local collector profile
adjustment.
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